

response, the clean set is followed by a marked-up version indicating the changes made (see 37 CFR 1.121(c)(3)).

sub B1

1. (AMENDED) An apparatus comprising:

a phase lock loop (PLL) configured to multiply an input frequency to generate an output frequency in response to a multi-bit lock signal; and

5 a lock circuit configured to generate said multi-bit lock signal, wherein said PLL is configured to (i) (a) select a reference frequency as said input frequency and (b) select a first feedback ratio, when in a first mode and (ii) (a) select a divided frequency of said input frequency as said input frequency and (b) 10 select a second feedback ratio, when in a second mode, wherein a first bit of said multi-bit lock signal selects said first feedback ratio and a second bit of said multi-bit lock signal selects said second feedback ratio.

A'

2. (AMENDED) The apparatus according to claim 1, wherein said first mode is further configured to increase said first feedback ratio.

3. (AMENDED) The apparatus according to claim 2, wherein said second mode is further configured to decrease said second feedback ratio.

4. The apparatus according to claim 1, wherein said lock circuit comprises a lock decision logic circuit.

5. The apparatus according to claim 1, wherein said lock circuit comprises a timer circuit.

sus 31 A² 6. (AMENDED) The apparatus according to claim 1, wherein said lock signal is generated in further response to an internal/external signal.

7. The apparatus according to claim 1, wherein said lock is controlled by a timer.

sus 01 A³ 8. (AMENDED) The apparatus according to claim 1, wherein said multi-bit lock is externally controlled by a user.

9. The apparatus according to claim 1, wherein said PLL comprises:

a first switchable divider configured to generate a reference frequency in response to said input frequency;

5 a PLL logic circuit configured to generate said output frequency in response to said reference frequency and a feedback frequency; and

a second switchable divider configured to generate said feedback frequency in response to said output frequency.

sub 01 10. (AMENDED) The apparatus according to claim 9,
wherein said first and second switchable dividers are further
configured in response to said multi-bit lock signal.

11. (AMENDED) The apparatus according to claim 10,
wherein:

A^d said first switchable divider comprises a first divider
and a first multiplexer, wherein said first multiplexer is
5 configured to select a first divided output frequency or said input
frequency as said reference frequency; and

10 said second switchable divider comprises a second
divider, a third divider and a second multiplexer, wherein said
multiplexer is configured to select a second divided output
frequency or a third divided frequency as said feedback frequency.

12. The apparatus according to claim 11, wherein said
second and third dividers are configured in series.

13. The apparatus according to claim 11, wherein said
second and third dividers are configured in parallel.

spp 14. (AMENDED) The apparatus according to claim 11,
wherein said second and third dividers comprise multi-channel
dividers configured in response to said multi-bit lock signal.

15. (AMENDED) An apparatus comprising:

means for multiplying an input frequency in response to
a lock signal;

means for generating an output frequency in response to
5 said input frequency;

means for generating said lock signal; and

means for (i) (a) selecting said input frequency to be a
reference frequency and (b) selecting a first feedback ratio, when
in a first mode and (ii) (a) selecting a divided frequency of said
10 input frequency to be said reference frequency and (b) selecting a
second feedback ratio, when in a second mode, wherein a first bit
of said multi-bit lock signal selects said first feedback ratio and
a second bit of said multi-bit lock signal selects said second
feedback ratio.

16. (AMENDED) A method for frequency and/or phase
acquisition in a phase lock loop (PLL), comprising the steps of:

(A) multiplying an input frequency in response to a lock
signal;

5 (B) generating said lock signal;

sub ① (C) (i) (a) selecting said input frequency to be a reference frequency and (b) selecting a first feedback ratio, when in a first mode and (ii) (a) selecting a divided frequency of said input frequency to be said reference frequency and (b) selecting a second feedback ratio, when in a second mode, wherein a first bit of said multi-bit lock signal selects said first feedback ratio and a second bit of said multi-bit lock signal selects said second feedback ratio.

*A's
Cont'd*

17. (AMENDED) The method according to claim 16, wherein step (A) further comprises:

increasing said first feedback ratio when in said first mode; and

5 decreasing said second feedback ratio when in said second mode.

18. (AMENDED) The method according to claim 16, wherein step (B) generates said lock signal in further response to an internal/external signal.

19. The method according to claim 16, wherein step (A) further comprises:

generating a reference frequency in response to said input frequency;

5 generating an output frequency in response to said reference frequency and a feedback frequency; and
 generating said feedback frequency in response to said output frequency.

20. The method according to claim 16, wherein step (A) further comprises:

selecting a first divided output frequency or said input frequency and presenting said reference frequency; and

5 selecting a second divided output frequency or a third divided frequency and presenting said feedback frequency.

Please add the following new claim:

5507 21. (NEW) An apparatus comprising:
 a phase lock loop (PLL) configured to multiply an input frequency to generate an output frequency in response to a lock signal; and

5 a lock circuit configured to generate said lock signal in response to an external input, wherein said PLL is configured to
 (i) select a reference frequency as said input frequency when in a first mode and (ii) select a divided frequency of said input frequency as said input frequency when in a second mode, wherein
10 either said first mode or said second mode is selected in response to said lock signal.